使用Calibre做LVL Check
發(fā)布時(shí)間:2008/6/5 0:00:00 訪問次數(shù):1225
| calibre runset file：compare.cal that includes tow layer map file layers_1.map and layers_2.map $cat layers_1.map //====================== //=== input-layers === //====================== layer map 0 datatype 0 1001 layer l0 1001 $cat layers_2.map //====================== //=== input-layers === //====================== layer map 0 datatype 0 1200 layer l0_new 1200 $cat compare.cal //=========================== //=== setup environment === //=========================== // layout depth all resolution 1 precision 1000 unit capacitance ff unit length u unit resistance ohm unit time us //================================ //=== setup defaults for drc === //================================ // include layers_1.map layout path "*1.db" layout primary "topcellname1" layout system gdsii layout bump2 200 include layers_2.map layout path2 "*2.db" layout primary2 "topcellname2" layout system2 gdsii drc maximum results 1000 drc maximum vertex 1000 drc results database "./svrf1.db" ascii drc summary report "./svrf1.sum" //======================================= //===compare command for two layers //======================================= rule_compare.0 { @compare layer l0 with layer l0_new xor l0 l0_new } |
| calibre runset file：compare.cal that includes tow layer map file layers_1.map and layers_2.map $cat layers_1.map //====================== //=== input-layers === //====================== layer map 0 datatype 0 1001 layer l0 1001 $cat layers_2.map //====================== //=== input-layers === //====================== layer map 0 datatype 0 1200 layer l0_new 1200 $cat compare.cal //=========================== //=== setup environment === //=========================== // layout depth all resolution 1 precision 1000 unit capacitance ff unit length u unit resistance ohm unit time us //================================ //=== setup defaults for drc === //================================ // include layers_1.map layout path "*1.db" layout primary "topcellname1" layout system gdsii layout bump2 200 include layers_2.map layout path2 "*2.db" layout primary2 "topcellname2" layout system2 gdsii drc maximum results 1000 drc maximum vertex 1000 drc results database "./svrf1.db" ascii drc summary report "./svrf1.sum" //======================================= //===compare command for two layers //======================================= rule_compare.0 { @compare layer l0 with layer l0_new xor l0 l0_new } |
相關(guān)技術(shù)資料- 8-2電源管理 IC (PMIC)MPQ70160FS-A
- 8-2I2C 接口和 PmBUS 以及 OTP/MTP 存儲器
- 8-2 MOSFET 和柵極驅(qū)動(dòng)器單片半橋芯片
- 8-2數(shù)字恒定導(dǎo)通時(shí)間控制模式（COT）應(yīng)用詳解
- 8-2Power Management Buck/降壓轉(zhuǎn)換器
- 8-2反激變換器傳導(dǎo)和輻射電磁干擾分析和抑制技術(shù)
- 8-1SMBRKxxA65BIS3及SMBRKxxA65BCS3系列
- 8-1Faroudja視頻處理技術(shù)觸摸及顯示控制器
- 8-1Wi-Fi/BT Combo 芯片AIROC 系列
- 8-1高端CMOS圖像傳感器應(yīng)用場景簡述
- 8-1832 KB單電壓嵌入式Flash存儲器應(yīng)用探究
- 8-1超薄柔性嵌入式顯示觸摸面板單芯片觸摸屏控制器
- 相關(guān)IC型號
熱門點(diǎn)擊
- 素晶胞與復(fù)晶胞(體心晶胞、面心晶胞和底心晶胞
- 納米技術(shù)材料
- 關(guān)于 .cdsenv 的小技巧
- `celldefine 和 `endcell
- 測試硬件簡介－－－探針卡(prober ca
- 畫standard cell的注意點(diǎn)
- 什么是載流子遷移率及遷移率影響芯片的那些性能
- 晶胞中原子的坐標(biāo)與計(jì)數(shù)
- 新型低介電常數(shù)材料研究進(jìn)展
- supply0和supply1線網(wǎng)
推薦技術(shù)資料
- 羅盤誤差及補(bǔ)償
- 造成羅盤誤差的主要因素有傳感器誤差、其他磁材料干擾等。... [詳細(xì)]
- 電源管理 IC (PMIC)&
- I2C 接口和 PmBUS 以及 OTP/M
- MOSFET 和柵極驅(qū)動(dòng)器單
- 數(shù)字恒定導(dǎo)通時(shí)間控制模式（CO
- Power Management Buck/
- 反激變換器傳導(dǎo)和輻射電磁干擾分析和抑制技術(shù)
- 多媒體協(xié)處理器SM501在嵌入式系統(tǒng)中的應(yīng)用
- 基于IEEE802.11b的EPA溫度變送器
- QUICCEngine新引擎推動(dòng)IP網(wǎng)絡(luò)革新
- SoC面世八年后的產(chǎn)業(yè)機(jī)遇
- MPC8xx系列處理器的嵌入式系統(tǒng)電源設(shè)計(jì)
- dsPIC及其在交流變頻調(diào)速中的應(yīng)用研究
公網(wǎng)安備44030402000607
