analog IC design
發(fā)布時間:2008/6/5 0:00:00 訪問次數(shù):774
this page is a summary of the projects and students under paul gray and robert meyer at the university of california at berkeley.
the focus of our group is designing analog circuits for high integration. we have emphasized analog cmos design techniques because an increasing portion of today's integrated circuit functionality is being performed in the digital domain by vlsi circuits implemented in a cmos technology. achieving high integration requires both all the analog signal processing and the associated analog-to-digital interface to be built with the same technology as the digital circuits.
a large effort is also being expended on the design of high-frequency, bicmos and bipolar integrated circuits. currently work is being done on power amplifiers, mixers, and low-noise pre-amplifiers.
what's new?
this page contains links to recently created documents, as well as links to updated pages within this site. re-visit this page to find new documents as they are made.
dec 2001
- r. s. narayanaswami, "rf cmos class c power amplifiers for wireless communications"(pdf), phd thesis, university of california, berkeley, dec 2001.
feb 2001
- " a 1.75-ghz highly-integrated narrow-band cmos transmitter with harmonic- rejection mixers," j.weldon, j.rudell, l.lin, r.narayanswami, m.otsuka, s.dedieu, l.tee, k. tsai, c.lee and p.gray presentation for the 2001 international solid state circuits conference feb. 6th, 2001
dec 2000
- n. sneed, " a 2-ghz cmos lc-tuned vco using switched-capacitors to compensate for bond wire inductance variation," (pdf) ms thesis, university of california, berkeley, dec 2000.
- g. desjardins, "adapative digital signal processing algorithms for image-rejection mixer self-calibration," (pdf) ms thesis, university of california, berkeley, dec 2000.
nov 2000
- l. lin, " design techniques of high performance integrated frequency synthesizer for multi-standard wireless communication applications," (pdf) ph.d. thesis, university of california, berkeley, nov 2000.
feb 2000
- g. chien, p.r. gray, " a 900-mhz local oscillator using a dll-based frequency multiplier technique for pcs applications," (pdf) digest of technical papers, international solid-state circuits conference, san francisco, ca. feb. 8, 2000
- l. lin, l. tee, p.r. gray" a 1.4ghz differential low-noise cmos frequency synthesizer using a wideband pll architecture," (pdf) digest of technical papers, international solid-state circuits conference, san francisco, ca. feb. 8, 2000
jan 2000
- g. chien, "low-noise local oscillator design techniques using a dll-based frequency multiplier for wireless applications," (pdf) ph.d. thesis, university of california, berkeley, jan 2000. available as erl memo m00/4.
may 1999
- a. abo, "design for reliability of low-voltage, switched-capacitor circuits," (pdf 635kb) phd thesis, university of california, berkeley, may, 1999. available as erl memo m99/25.
- a. abo, p. r. gray, "a 1.5-v, 10-bit, 14.3-ms/s cmos pipeline analog-to-digital converter," (pdf) ieee j. solid-state circuits, vol. 34, no. 5, may 1999.
- a. abo, "preliminary design of a 1.5v, 10-bit, 14.3-ms/s cmos pipeline adc," (pdf)
july 1998
- j.c. rudell, j.j. ou, r. s. narayanaswami, g. chien, j.a. weldon, l. lin, k.c. tsai, l. tee, k. khoo, d. au, t. robinson, d. gerna, m. otsuka, and p. r. gray, " recent developments in high integration multi-standard cmos transceivers for personal communication systems ,"(pdf) invited paper at the 1998 international symposium on low power electronics, monterey, california.
june 1998
- a. abo, p. r. gray, "a 1.5v, 10-bit, 14ms/s cmos pipeline analog-to-digital converter," (pdf-paper) 1998 sympo
this page is a summary of the projects and students under paul gray and robert meyer at the university of california at berkeley.
the focus of our group is designing analog circuits for high integration. we have emphasized analog cmos design techniques because an increasing portion of today's integrated circuit functionality is being performed in the digital domain by vlsi circuits implemented in a cmos technology. achieving high integration requires both all the analog signal processing and the associated analog-to-digital interface to be built with the same technology as the digital circuits.
a large effort is also being expended on the design of high-frequency, bicmos and bipolar integrated circuits. currently work is being done on power amplifiers, mixers, and low-noise pre-amplifiers.
what's new?
this page contains links to recently created documents, as well as links to updated pages within this site. re-visit this page to find new documents as they are made.
dec 2001
- r. s. narayanaswami, "rf cmos class c power amplifiers for wireless communications"(pdf), phd thesis, university of california, berkeley, dec 2001.
feb 2001
- " a 1.75-ghz highly-integrated narrow-band cmos transmitter with harmonic- rejection mixers," j.weldon, j.rudell, l.lin, r.narayanswami, m.otsuka, s.dedieu, l.tee, k. tsai, c.lee and p.gray presentation for the 2001 international solid state circuits conference feb. 6th, 2001
dec 2000
- n. sneed, " a 2-ghz cmos lc-tuned vco using switched-capacitors to compensate for bond wire inductance variation," (pdf) ms thesis, university of california, berkeley, dec 2000.
- g. desjardins, "adapative digital signal processing algorithms for image-rejection mixer self-calibration," (pdf) ms thesis, university of california, berkeley, dec 2000.
nov 2000
- l. lin, " design techniques of high performance integrated frequency synthesizer for multi-standard wireless communication applications," (pdf) ph.d. thesis, university of california, berkeley, nov 2000.
feb 2000
- g. chien, p.r. gray, " a 900-mhz local oscillator using a dll-based frequency multiplier technique for pcs applications," (pdf) digest of technical papers, international solid-state circuits conference, san francisco, ca. feb. 8, 2000
- l. lin, l. tee, p.r. gray" a 1.4ghz differential low-noise cmos frequency synthesizer using a wideband pll architecture," (pdf) digest of technical papers, international solid-state circuits conference, san francisco, ca. feb. 8, 2000
jan 2000
- g. chien, "low-noise local oscillator design techniques using a dll-based frequency multiplier for wireless applications," (pdf) ph.d. thesis, university of california, berkeley, jan 2000. available as erl memo m00/4.
may 1999
- a. abo, "design for reliability of low-voltage, switched-capacitor circuits," (pdf 635kb) phd thesis, university of california, berkeley, may, 1999. available as erl memo m99/25.
- a. abo, p. r. gray, "a 1.5-v, 10-bit, 14.3-ms/s cmos pipeline analog-to-digital converter," (pdf) ieee j. solid-state circuits, vol. 34, no. 5, may 1999.
- a. abo, "preliminary design of a 1.5v, 10-bit, 14.3-ms/s cmos pipeline adc," (pdf)
july 1998
- j.c. rudell, j.j. ou, r. s. narayanaswami, g. chien, j.a. weldon, l. lin, k.c. tsai, l. tee, k. khoo, d. au, t. robinson, d. gerna, m. otsuka, and p. r. gray, " recent developments in high integration multi-standard cmos transceivers for personal communication systems ,"(pdf) invited paper at the 1998 international symposium on low power electronics, monterey, california.
june 1998
- a. abo, p. r. gray, "a 1.5v, 10-bit, 14ms/s cmos pipeline analog-to-digital converter," (pdf-paper) 1998 sympo
熱門點(diǎn)擊
- 素晶胞與復(fù)晶胞(體心晶胞、面心晶胞和底心晶胞
- 納米技術(shù)材料
- 關(guān)于 .cdsenv 的小技巧
- `celldefine 和 `endcell
- 測試硬件簡介---探針卡(prober ca
- 畫standard cell的注意點(diǎn)
- 什么是載流子遷移率及遷移率影響芯片的那些性能
- 晶胞中原子的坐標(biāo)與計數(shù)
- 新型低介電常數(shù)材料研究進(jìn)展
- supply0和supply1線網(wǎng)
推薦技術(shù)資料
- 羅盤誤差及補(bǔ)償
- 造成羅盤誤差的主要因素有傳感器誤差、其他磁材料干擾等。... [詳細(xì)]
- 電源管理 IC (PMIC)&
- I2C 接口和 PmBUS 以及 OTP/M
- MOSFET 和柵極驅(qū)動器單
- 數(shù)字恒定導(dǎo)通時間控制模式(CO
- Power Management Buck/
- 反激變換器傳導(dǎo)和輻射電磁干擾分析和抑制技術(shù)
- 多媒體協(xié)處理器SM501在嵌入式系統(tǒng)中的應(yīng)用
- 基于IEEE802.11b的EPA溫度變送器
- QUICCEngine新引擎推動IP網(wǎng)絡(luò)革新
- SoC面世八年后的產(chǎn)業(yè)機(jī)遇
- MPC8xx系列處理器的嵌入式系統(tǒng)電源設(shè)計
- dsPIC及其在交流變頻調(diào)速中的應(yīng)用研究