LVDS Example
發(fā)布時(shí)間:2008/6/5 0:00:00 訪問次數(shù):530
here is an example of instantiating an lvds using the black box method:
module mylvds_tx (tx_in, tx_inclock, sync_inclock, tx_out)/* synthesis syn_black_box
number_of_channels = 1
deserialization_factor = 4
inclock_period = 20000
lpm_type = "altlvds_tx" */;
input [3:0] tx_in;
input tx_inclock;
input sync_inclock;
output [0:0] tx_out;
endmodule
module top (tx_in, tx_inclock, sync_inclock, tx_out);
input [3:0] tx_in;
input tx_inclock;
input sync_inclock;
output [0:0] tx_out;
mylvds_tx u1 (tx_in, tx_inclock, sync_inclock, tx_out);
endmodule
module mylvds_tx (tx_in, tx_inclock, sync_inclock, tx_out)/* synthesis syn_black_box
number_of_channels = 1
deserialization_factor = 4
inclock_period = 20000
lpm_type = "altlvds_tx" */;
input [3:0] tx_in;
input tx_inclock;
input sync_inclock;
output [0:0] tx_out;
endmodule
module top (tx_in, tx_inclock, sync_inclock, tx_out);
input [3:0] tx_in;
input tx_inclock;
input sync_inclock;
output [0:0] tx_out;
mylvds_tx u1 (tx_in, tx_inclock, sync_inclock, tx_out);
endmodule
here is an example of instantiating an lvds using the black box method:
module mylvds_tx (tx_in, tx_inclock, sync_inclock, tx_out)/* synthesis syn_black_box
number_of_channels = 1
deserialization_factor = 4
inclock_period = 20000
lpm_type = "altlvds_tx" */;
input [3:0] tx_in;
input tx_inclock;
input sync_inclock;
output [0:0] tx_out;
endmodule
module top (tx_in, tx_inclock, sync_inclock, tx_out);
input [3:0] tx_in;
input tx_inclock;
input sync_inclock;
output [0:0] tx_out;
mylvds_tx u1 (tx_in, tx_inclock, sync_inclock, tx_out);
endmodule
module mylvds_tx (tx_in, tx_inclock, sync_inclock, tx_out)/* synthesis syn_black_box
number_of_channels = 1
deserialization_factor = 4
inclock_period = 20000
lpm_type = "altlvds_tx" */;
input [3:0] tx_in;
input tx_inclock;
input sync_inclock;
output [0:0] tx_out;
endmodule
module top (tx_in, tx_inclock, sync_inclock, tx_out);
input [3:0] tx_in;
input tx_inclock;
input sync_inclock;
output [0:0] tx_out;
mylvds_tx u1 (tx_in, tx_inclock, sync_inclock, tx_out);
endmodule
熱門點(diǎn)擊
- 素晶胞與復(fù)晶胞(體心晶胞、面心晶胞和底心晶胞
- 納米技術(shù)材料
- 關(guān)于 .cdsenv 的小技巧
- 測(cè)試硬件簡(jiǎn)介---探針卡(prober ca
- 畫standard cell的注意點(diǎn)
- 什么是載流子遷移率及遷移率影響芯片的那些性能
- 晶胞中原子的坐標(biāo)與計(jì)數(shù)
- 新型低介電常數(shù)材料研究進(jìn)展
- 如何快速提高產(chǎn)品良率
- CMOS集成電路工藝體硅CMOS工藝設(shè)計(jì)中
推薦技術(shù)資料
- 羅盤誤差及補(bǔ)償
- 造成羅盤誤差的主要因素有傳感器誤差、其他磁材料干擾等。... [詳細(xì)]
- 扇出型面板級(jí)封裝(FOPLP)
- 全球首款無(wú)掩模光刻系統(tǒng)—DSP
- 紫光閃存E5200 PCIe 5.0 企業(yè)級(jí)
- NAND Flash 技術(shù)和系
- 高性能DIMM 內(nèi)存數(shù)據(jù)技術(shù)封
- PCIe Gen4 SSD主控
- 多媒體協(xié)處理器SM501在嵌入式系統(tǒng)中的應(yīng)用
- 基于IEEE802.11b的EPA溫度變送器
- QUICCEngine新引擎推動(dòng)IP網(wǎng)絡(luò)革新
- SoC面世八年后的產(chǎn)業(yè)機(jī)遇
- MPC8xx系列處理器的嵌入式系統(tǒng)電源設(shè)計(jì)
- dsPIC及其在交流變頻調(diào)速中的應(yīng)用研究